Skip to content

Software rework #136

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 1 commit into
base: gen-sim-main
Choose a base branch
from
Open

Software rework #136

wants to merge 1 commit into from

Conversation

robtaylor
Copy link
Contributor 

Complete rework of software generation support

This completely reworks software support for a much simpler model for
the user.

 * User needs add only one line to their design to generate software
   and one line to associate that software with their rom/flash storage

 * Drivers now live with their IPs. The driver information is
   communicated via the signature of the component

@robtaylor robtaylor requested review from lanserge and gatecat August 7, 2025 11:19
@github-actions GitHub Actions
Copy link

github-actions bot commented Aug 7, 2025 •
edited
Loading

Tests Skipped Failures Errors Time
49 11 💤 0 ❌ 0 🔥 2.121s ⏱️

@github-actions GitHub Actions
Copy link

github-actions bot commented Aug 7, 2025 •
edited
Loading

PR Preview Action v1.6.2

🚀 View preview at
https://chipflow-lib.docs.chipflow-infra.com/pr-preview/pr-136/

Built to branch gh-pages at 2025-09-11 11:45 UTC.
Preview will be ready when the GitHub Pages deployment is complete.

gatecat
gatecat reviewed Aug 7, 2025
View reviewed changes
@robtaylor robtaylor changed the base branch from main to gen-sim-main August 7, 2025 16:12
@robtaylor robtaylor requested a review from gatecat August 7, 2025 16:53
@gatecat
Copy link
Contributor

gatecat commented Aug 11, 2025

@robtaylor can you create the corresponding chipflow-digital-ip PR for this? I don't think it's in place yet

@robtaylor robtaylor force-pushed the software-rework branch 2 times, most recently from e5c2cd8 to 03f1026 Compare September 8, 2025 19:11
@robtaylor robtaylor mentioned this pull request Sep 8, 2025
Open
@robtaylor robtaylor force-pushed the software-rework branch 6 times, most recently from f09c2f4 to 5371d9d Compare September 9, 2025 00:21
@robtaylor
Copy link
Contributor Author

Needs to land along with ChipFlow/chipflow-digital-ip#34 and ChipFlow/chipflow-examples#56

gatecat
gatecat reviewed Sep 10, 2025
View reviewed changes
chipflow_lib/platforms/silicon.py
@@ -487,6 +488,7 @@ def _prepare(self, elaboratable, name="top"):
return fragment.prepare(ports)

def build(self, elaboratable, name="top"):
warnings.simplefilter(action="ignore", category=UnusedElaboratable)
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

this seems like it might suppress useful warnings sometimes?

chipflow_lib/platforms/_software.py
from ._annotate import submodule_metadata
from ..software.soft_gen import SoftwareGenerator

if TYPE_CHECKING:
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

what is this about?

@robtaylor
Complete rework of software generation support
7120310 
This completely reworks software support for a much simpler model for
the user.

 * User needs add only one line to their design to generate software
   and one line to associate that software with their rom/flash storage

 * Drivers now live with their IPs. The driver information is
   communicated via the signature of the component
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@gatecat gatecat gatecat left review comments

@lanserge lanserge Awaiting requested review from lanserge

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@robtaylor @gatecat