Skip to content
@Co-Simulation

Co-Simulation

AI Powered ASIC HW/SW Co-Simulation

Popular repositories Loading

  1. alpaca.wasm alpaca.wasm Public

    Forked from antimatter15/alpaca.cpp

    Run Alpaca in Web Browser

    C 1

  2. tiny-gpu tiny-gpu Public

    Forked from adam-maj/tiny-gpu

    A minimal GPU design in Verilog to learn how GPUs work from the ground up

    SystemVerilog 1

  3. sv-parser sv-parser Public

    Forked from dalance/sv-parser

    SystemVerilog parser library fully compliant with IEEE 1800-2017

    Rust

  4. sv-tests sv-tests Public

    Forked from chipsalliance/sv-tests

    Test suite designed to check compliance with the SystemVerilog standard.

    SystemVerilog

  5. bert bert Public

    Forked from google-research/bert

    TensorFlow code and pre-trained models for BERT

    Python

  6. alphafold alphafold Public

    Forked from google-deepmind/alphafold

    Open source code for AlphaFold.

    Python

Repositories

Showing 10 of 175 repositories
  • fairseq Public Forked from facebookresearch/fairseq

    Facebook AI Research Sequence-to-Sequence Toolkit written in Python.

    Co-Simulation/fairseq’s past year of commit activity
    Python 0 MIT 6,638 0 0 Updated Jun 16, 2024
  • oh Public Forked from aolofsson/oh

    Verilog library for ASIC and FPGA designers

    Co-Simulation/oh’s past year of commit activity
    Verilog 0 MIT 291 0 0 Updated May 8, 2024
  • tiny-gpu Public Forked from adam-maj/tiny-gpu

    A minimal GPU design in Verilog to learn how GPUs work from the ground up

    Co-Simulation/tiny-gpu’s past year of commit activity
    SystemVerilog 1 553 0 0 Updated Apr 24, 2024
  • neco Public Forked from tidwall/neco

    Concurrency library for C (coroutines)

    Co-Simulation/neco’s past year of commit activity
    C 0 MIT 84 0 0 Updated Apr 8, 2024
  • cocotb Public Forked from cocotb/cocotb

    cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

    Co-Simulation/cocotb’s past year of commit activity
    Python 0 BSD-3-Clause 527 0 0 Updated Jan 31, 2024
  • blink Public Forked from jart/blink

    tiniest x86-64-linux emulator

    Co-Simulation/blink’s past year of commit activity
    C 0 ISC 230 0 0 Updated Jan 21, 2024
  • csg-htsim Public Forked from Broadcom/csg-htsim
    Co-Simulation/csg-htsim’s past year of commit activity
    C++ 0 BSD-2-Clause 10 0 0 Updated Jan 18, 2024
  • chipStar Public Forked from CHIP-SPV/chipStar

    chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.

    Co-Simulation/chipStar’s past year of commit activity
    C++ 0 34 0 0 Updated Dec 14, 2023
  • switchboard Public Forked from zeroasiccorp/switchboard

    Communication framework for RTL simulation and emulation.

    Co-Simulation/switchboard’s past year of commit activity
    C++ 0 Apache-2.0 21 0 0 Updated Dec 6, 2023
  • siliconcompiler Public Forked from siliconcompiler/siliconcompiler

    A modular build system for hardware

    Co-Simulation/siliconcompiler’s past year of commit activity
    Python 0 Apache-2.0 86 0 0 Updated Dec 6, 2023

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…