Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

i#2626: Add AARCH64 Attribute registers to the DR_REG enum #6835

Merged
merged 2 commits into from
Jun 4, 2024

Conversation

philramsey-arm
Copy link
Collaborator

Registers like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are not included in the DR_REG enum as this only includes EL0 registers.

This means that MRS instructions that read these registers will not be disassembled in the normal way in the DR log.

Issue: #2626

Registers like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are
not included in the DR_REG enum as this only includes EL0 registers.

This means that MRS instructions that read these registers will not
be disassembled in the normal way in the DR log.

Issue: #2626
Copy link
Contributor

@derekbruening derekbruening left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Maybe ask Assad or someone to check the encodings? I did not check those.

@philramsey-arm
Copy link
Collaborator Author

Maybe ask Assad or someone to check the encodings? I did not check those.

@derekbruening Thanks. I have double checked the encodings (and the patch has been internally reviewed.)

@philramsey-arm philramsey-arm merged commit bb6b6ff into master Jun 4, 2024
17 checks passed
@philramsey-arm philramsey-arm deleted the i#2626-add_aarch64_attrib_registers branch June 4, 2024 13:09
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants