Skip to content

Commit

Permalink
Automatic English texts updated
Browse files Browse the repository at this point in the history
  • Loading branch information
testinguser committed Oct 17, 2023
1 parent 5a2c721 commit e0f2986
Showing 1 changed file with 3 additions and 2 deletions.
5 changes: 3 additions & 2 deletions locale/translation.js
Original file line number Diff line number Diff line change
Expand Up @@ -86,10 +86,10 @@ gettext('TFF-sys-rst. System TFF with reset: It toogles its output on every syst
gettext('Sys-TFF');
gettext('System TFF: It toogles its output on every system cycle');
gettext('TFF-rst');
gettext('D Flip-Flop with load and reset. Implemented in verilog');
gettext('TFF-rst-block: TFF with toggle input and reset: It toogles on every system cycle if the input is active. Block implementation');
gettext('Change the current \noutput');
gettext('TFF');
gettext('TFF-block. System TFF with toggle input: It toogles on every system cycle if the input is active. Block implementation');
gettext('Change the current \noutput');
gettext('01-Sys-DFF-initial-pulse');
gettext('02-Sys-DFF-delay');
gettext('03-Sys-DFF-rst');
Expand All @@ -103,6 +103,7 @@ gettext('10-RS-FF-set-priority-test');
gettext('11-RS-FF-reset-priority-test');
gettext('TESTs');
gettext('00-index');
gettext('D Flip-Flop with load and reset. Implemented in verilog');
gettext('System TFF with reset: It toogles its output on every system cycle. Verilog implementation');
gettext('System TFF: It toogles its output on every system cycle. Verilog implementation');
gettext('TFF with toggle input and reset: It toogles on every system cycle if the input is active. Verilog implementation');
Expand Down

0 comments on commit e0f2986

Please sign in to comment.