Skip to content

Issues: HonkW93/automatic-verilog

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

端口识别错误
#50 opened Sep 18, 2024 by guojt10
AUTOREG wrong bit width
#43 opened Aug 29, 2023 by XinWeiShen
Feature improve enhancement New feature or request
#39 opened Apr 22, 2023 by jijingg
AutoInst able to comment width? enhancement New feature or request
#37 opened Feb 3, 2023 by frankli998
AutoDef wrong width bug Something isn't working
#36 opened Feb 3, 2023 by frankli998
autoparam should not instantiate localparam bug Something isn't working
#35 opened Feb 3, 2023 by frankli998
docs-problem documentation Improvements or additions to documentation
#24 opened May 18, 2022 by HonkW93
autodef pure number width ref err bug Something isn't working
#23 opened May 18, 2022 by HonkW93
autoInst last port for when ifdef and endif exist bug Something isn't working
#22 opened May 18, 2022 by HonkW93
auto_template enhancement New feature or request
#17 opened May 15, 2022 by HonkW93
add /*autoinput*/ /*autooutput*/ enhancement New feature or request
#16 opened May 15, 2022 by HonkW93
ProTip! What’s not been updated in a month: updated:<2024-11-16.