Skip to content

Conversation

@stanleygambarin
Copy link
Contributor

This extension adds conversion instruction from float to tensor float (TF32)
data format. TF32 uses 1 bit for a sign, 8 bits for an exponent and 10 bits
for a fraction. This extension doesn’t introduce TF32 type in SPIR-V, instead
instruction below uses 32-bit float type to represent TF32 value.

Spec: intel/llvm#6990

Signed-off-by: Sidorov, Dmitry dmitry.sidorov@intel.com

…ion (#1656)

This extension adds conversion instruction from float to tensor float (TF32)
data format. TF32 uses 1 bit for a sign, 8 bits for an exponent and 10 bits
for a fraction. This extension doesn’t introduce TF32 type in SPIR-V, instead
instruction below uses 32-bit float type to represent TF32 value.

Spec: intel/llvm#6990

Signed-off-by: Sidorov, Dmitry <dmitry.sidorov@intel.com>
@MrSidims
Copy link
Contributor

MrSidims commented Nov 8, 2022

Hi, just to let you know, I'm fixing CI issues on all of the release branches, afterwards we can merge all of the backports.

@MrSidims MrSidims merged commit 7e583b1 into KhronosGroup:llvm_release_150 Nov 11, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants