Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Examples. Describe the Tangnano4k clock pin. #234

Merged
merged 2 commits into from
Feb 9, 2024

Conversation

yrabbit
Copy link
Collaborator

@yrabbit yrabbit commented Feb 3, 2024

The point is that the external crystal on this board is soldered to a pin, which is a PLL input, not a clock pin. Therefore, common routing is used.

By specifying that this is a buffered network, we are forcing the router to use global clock wires.

The point is that the external crystal on this board is soldered to a
pin, which is a PLL input, not a clock pin. Therefore, common routing is
used.

By specifying that this is a buffered network, we are forcing the router
to use global clock wires.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
@yrabbit
Copy link
Collaborator Author

yrabbit commented Feb 3, 2024

The fact that the network has become buffered may have a very minor effect in cases where you really need to use this pin as an input for a PLL.

For now we can simply remove CLOCK_LOC "clk" BUFG, but in the future we will need to make a small correction to our global router to catch PLL input pins.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
@yrabbit
Copy link
Collaborator Author

yrabbit commented Feb 4, 2024

Also runber, let's wait YosysHQ/nextpnr#1286

@yrabbit yrabbit merged commit 4ad5c14 into YosysHQ:master Feb 9, 2024
14 checks passed
@yrabbit yrabbit deleted the tangnano4k branch February 9, 2024 11:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants