Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

x64: improve multiplication lowering #2889

Merged
merged 3 commits into from
May 14, 2021

Commits on May 13, 2021

  1. x64: move multiplication lowering

    Since the lowering of `imul` complicated the other ALU operations it was
    matched with and since future commits will alter the multiplication
    lowering further, this change moves the `imul` lowering to its own match
    block.
    abrown committed May 13, 2021
    Configuration menu
    Copy the full SHA
    edb01a2 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    11457db View commit details
    Browse the repository at this point in the history
  3. x64: lower i64x2.imul to VPMULLQ when possible

    This adds the machinery to encode the VPMULLQ instruction which is
    available in AVX512VL and AVX512DQ. When these feature sets are
    available, we use this instruction instead of a lengthy 12-instruction
    sequence.
    abrown committed May 13, 2021
    Configuration menu
    Copy the full SHA
    fff978d View commit details
    Browse the repository at this point in the history