Sync dev with master #656

Job	Run time
riscv-arch-test	0s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.DefaultC...	39m 24s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.DefaultR...	36m 17s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.WithDebu...	30m 10s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.WithDebu...	31m 59s
riscv-tests (DefaultConfig)	37m 12s
riscv-tests (DefaultBufferlessConfig)	36m 57s
riscv-tests (DefaultRV32Config)	36m 38s
riscv-tests (TinyConfig)	32m 38s
riscv-tests (DefaultFP16Config)	31m 45s
emulator (DefaultSmallConfig)	24m 38s
emulator (DualBankConfig)	24m 7s
emulator (DualChannelConfig)	24m 34s
emulator (DualChannelDualBankConfig)	24m 58s
emulator (RoccExampleConfig)	24m 0s
emulator (Edge128BitConfig)	24m 21s
emulator (Edge32BitConfig)	29m 36s
emulator (QuadChannelBenchmarkConfig)	24m 18s
emulator (EightChannelConfig)	27m 25s
emulator (DualCoreConfig)	25m 4s
emulator (MemPortOnlyConfig)	24m 25s
emulator (MMIOPortOnlyConfig)	24m 35s
emulator (CloneTileConfig)	27m 44s
emulator (HypervisorConfig)	28m 24s
	11h 11m 9s

Provide feedback