Skip to content

Conversation

kroening
Copy link
Collaborator

No description provided.

@kroening kroening changed the title Verilog: KNOWNBUG test for unconnected inport with default value Verilog: KNOWNBUG test for unconnected input port with default value Sep 16, 2025
@tautschnig tautschnig merged commit 31a1aad into main Sep 16, 2025
11 checks passed
@tautschnig tautschnig deleted the port_with_value4 branch September 16, 2025 16:05
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants