Verilog: explicit casts are assignments #1340
Merged
+62
−20
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog-size-cast
branch
2 times, most recently
from
d46b79b to
2b59932
Compare
kroening
changed the title
kroening
force-pushed
the
verilog-size-cast
branch
6 times, most recently
from
820327c to
4d979c2
Compare
|
This now has git conflicts that require resolving. |
Explicit casts, such as size casts, act like assignments, and hence, use the assignment conversion.
kroening
force-pushed
the
verilog-size-cast
branch
from
4d979c2 to
435509b
Compare
Done |
tautschnig
approved these changes
Oct 22, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Explicit casts, such as size casts, act like assignments, and hence, use the assignment conversion.