Verilog: fix for port direction of output register ports#1342
Merged
tautschnig merged 1 commit intomainfrom Oct 22, 2025
Merged
Verilog: fix for port direction of output register ports#1342tautschnig merged 1 commit intomainfrom
tautschnig merged 1 commit intomainfrom
