Skip to content

Issues: efabless/caravel

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

102 Open 134 Closed
102 Open 134 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Changed decap_12/fill8/fill4 cell references break downstream full-chip STA (make caravel-sta)
#555 opened Oct 26, 2024 by amm-efabless
Housekeeping SPI should force hkspi_disable to zero on a digital reset.
#550 opened Aug 22, 2024 by RTimothyEdwards
1
Remove "Google" from copyright notice in Caravel, Caravan, and Openframe. Update version and date.
#549 opened Jul 10, 2024 by DavidRLindley
Caravel: issue with analog routes between user wrapper and pads. Openlane routed thin analog routes to the pad that were strongly coupled to digital signals.
#548 opened Jul 10, 2024 by DavidRLindley
Register definition TRM unclear documentation Improvements or additions to documentation
#546 opened Jun 23, 2024 by marwaneltoukhy
@DavidRLindley
Check min metal area and space of fill shapes after fill generation
#544 opened May 22, 2024 by jeffdi
make gpio_defaults incorrectly handles some Verilog constant patterns
#540 opened May 1, 2024 by amm-efabless
2
make gpio_defaults can incorrectly parse user_defines.v Verilog block comments
#539 opened May 1, 2024 by amm-efabless
1
1
Formalize a process for updating and releasing the tapeout flow.
#533 opened Mar 13, 2024 by DavidRLindley
@algofoogle @DavidRLindley
add checks to tapeout flow ensure each of the steps has completed successfully
#531 opened Feb 28, 2024 by jeffdi
@jeffdi @DavidRLindley
1
Several projects where the defaults block layout was incorrect although it had the same default block numbers.
#529 opened Feb 14, 2024 by d-mitch-bailey
@a-omla
2
Power-on-reset needs to be robust to late 1.8V supply power-up enhancement New feature or request
#528 opened Feb 7, 2024 by RTimothyEdwards
@RTimothyEdwards @azwefabless
Update diagrams 3 Examples
#527 opened Jan 24, 2024 by azwefabless
create end-to-end diagram for user design flow through final gds
#526 opened Jan 24, 2024 by jeffdi
@DavidRLindley
85C temperature failure on silicon
#525 opened Jan 18, 2024 by marwaneltoukhy
3.0 Voltage for vddio fails on silicon
#524 opened Jan 18, 2024 by marwaneltoukhy
3
GPIO low chain pull up and high chain output error on silicon
#523 opened Jan 18, 2024 by marwaneltoukhy
old layouts for defaults used in final layout
#522 opened Jan 10, 2024 by jeffdi
@RTimothyEdwards @a-omla
3
include user process for full chip LVS for the ??? shuttle
#519 opened Dec 20, 2023 by jeffdi
3
mpw-9f: Save the gds out feedback from make ship/truck/openframe
#513 opened Nov 4, 2023 by d-m-bailey
plan for mpw-9f tag for the November shuttle
#507 opened Oct 11, 2023 by jeffdi
need to remove the PDN constraint for users (same as sky130)
#499 opened Sep 20, 2023 by jeffdi
1
Cocotb scripts have outdated references?
#497 opened Sep 19, 2023 by RTimothyEdwards
3
How to get more than 4 power domain using Caravel?
#494 opened Sep 7, 2023 by Shehab-Naga
4
Verilator can't compile chip io
#492 opened Sep 6, 2023 by M0stafaRady
@M0stafaRady
ProTip! Find all open issues with in progress development work with linked:pr.