Skip to content

Commit

Permalink
phy/trionrgmii,titaniumrgmii: replaces str by ClockSignal for ClkInpu…
Browse files Browse the repository at this point in the history
…t and PLL
  • Loading branch information
trabucayre committed Sep 26, 2024
1 parent 2b0156e commit 3696ef8
Show file tree
Hide file tree
Showing 2 changed files with 4 additions and 4 deletions.
4 changes: 2 additions & 2 deletions liteeth/phy/titaniumrgmii.py
Original file line number Diff line number Diff line change
Expand Up @@ -131,7 +131,7 @@ def __init__(self, platform, clock_pads, with_hw_init_reset, hw_reset_cycles=256
# -------
self.specials += ClkInput(
i = clock_pads.rx,
o = f"auto_eth{n}_rx_clk_in", # FIXME: Use Clk Signal.
o = self.cd_eth_rx.clk,
)

# TX Clk.
Expand All @@ -144,7 +144,7 @@ def __init__(self, platform, clock_pads, with_hw_init_reset, hw_reset_cycles=256
# TX PLL.
# -------
self.pll = pll = TITANIUMPLL(platform)
pll.register_clkin(None, freq=125e6, name=f"auto_eth{n}_rx_clk_in0") # FIXME: 0 is to match ClkInput
pll.register_clkin(self.cd_eth_rx.clk, freq=125e6)
pll.create_clkout(self.cd_eth_rx, freq=125e6, phase=0, with_reset=False)
pll.create_clkout(self.cd_eth_tx, freq=125e6, phase=0, with_reset=False)
pll.create_clkout(self.cd_eth_tx_delayed, freq=125e6, phase=90)
Expand Down
4 changes: 2 additions & 2 deletions liteeth/phy/trionrgmii.py
Original file line number Diff line number Diff line change
Expand Up @@ -131,7 +131,7 @@ def __init__(self, platform, clock_pads, with_hw_init_reset, hw_reset_cycles=256
# -------
self.specials += ClkInput(
i = clock_pads.rx,
o = f"auto_eth{n}_rx_clk_in", # FIXME: Use Clk Signal.
o = self.cd_eth_rx.clk,
)

# TX Clk.
Expand All @@ -144,7 +144,7 @@ def __init__(self, platform, clock_pads, with_hw_init_reset, hw_reset_cycles=256
# TX PLL.
# -------
self.pll = pll = TRIONPLL(platform)
pll.register_clkin(None, freq=125e6, name=f"auto_eth{n}_rx_clk_in0") # FIXME: 0 is to match ClkInput
pll.register_clkin(self.cd_eth_rx.clk, freq=125e6)
pll.create_clkout(self.cd_eth_rx, freq=125e6, phase=0, with_reset=False, is_feedback=True)
pll.create_clkout(self.cd_eth_tx, freq=125e6, phase=0, with_reset=False)
pll.create_clkout(self.cd_eth_tx_delayed, freq=125e6, phase=45)
Expand Down

0 comments on commit 3696ef8

Please sign in to comment.