Skip to content

Commit

Permalink
Enable etherbone usage on multiple ethernet interfaces
Browse files Browse the repository at this point in the history
  • Loading branch information
rprinz08 committed Dec 22, 2020
1 parent 1a338b6 commit c99c96b
Showing 1 changed file with 4 additions and 2 deletions.
6 changes: 4 additions & 2 deletions litex/soc/integration/soc.py
Original file line number Diff line number Diff line change
Expand Up @@ -1362,7 +1362,7 @@ def add_ethernet(self, name="ethmac", phy=None, phy_cd="eth"):
eth_tx_clk)

# Add Etherbone --------------------------------------------------------------------------------
def add_etherbone(self, name="etherbone", phy=None,
def add_etherbone(self, name="etherbone", phy=None, phy_cd="eth",
mac_address = 0x10e2d5000000,
ip_address = "192.168.1.50",
udp_port = 1234,
Expand All @@ -1377,7 +1377,9 @@ def add_etherbone(self, name="etherbone", phy=None,
mac_address = mac_address,
ip_address = ip_address,
clk_freq = self.clk_freq)
ethcore = ClockDomainsRenamer("eth_tx")(ethcore)
ethcore = ClockDomainsRenamer({
"eth_tx": phy_cd + "_tx",
"eth_rx": phy_cd + "_rx"})(ethcore)
self.submodules.ethcore = ethcore

# Clock domain renaming
Expand Down

0 comments on commit c99c96b

Please sign in to comment.