-
Notifications
You must be signed in to change notification settings - Fork 769
[SYCL] Implement SYCL_INTEL_mem_channel_property extension #2762
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[SYCL] Implement SYCL_INTEL_mem_channel_property extension #2762
Conversation
/summury:run |
0860456
to
d957114
Compare
@intel/llvm-reviewers-runtime @smaslov-intel please take a look |
d957114
to
799a659
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
@smaslov-intel could you please take a look? |
@smaslov-intel friendly ping |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Please add support in Level-Zero plugin too
On some targets manual assignment of buffers to memory regions can improve memory bandwidth. This extension adds a buffer property to indicate in which memory channel a particular buffer should be allocated. This information is an optimization hint to the runtime and thus it is legal to ignore. Spec: intel#2688 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
@MrSidims, friendly ping. |
Sorry, for the delay, now I returned to this one. |
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
799a659
to
e876fd1
Compare
Thanks for valuable comments and sorry for a delay - had to switch to a more urgent task for a while.
The only comment that isn't yet applied. @smaslov-intel is your suggestion is to pass properties via |
That's OK, we should clarify if Level-Zero API may support this and add it separately. |
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Still LGTM
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
cdec00a
Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Such possibility was added in SPIR-V 1.6. This patch also introduces limited translation of nofpclass LLVM parameter attribute. Signed-off-by: Sidorov, Dmitry <dmitry.sidorov@intel.com> Original commit: KhronosGroup/SPIRV-LLVM-Translator@ae8fa3825a699b2
On some targets manual assignment of buffers to memory regions can
improve memory bandwidth. This extension adds a buffer property to
indicate in which memory channel a particular buffer should be allocated.
This information is an optimization hint to the runtime and thus it is
legal to ignore.
Spec:
#2688
Signed-off-by: Dmitry Sidorov dmitry.sidorov@intel.com