LiteX support changes (#756) #3089

Sign in to view logs

Triggered via push November 25, 2024 15:13

tilk

master

Status Success

Total duration 16m 49s

Artifacts 1

main.yml

on: push

Synthesize full core

Build regression tests (riscv-tests)

Build regression tests (riscv-arch-test)

Check code formatting and typing

Run regression tests (riscv-tests)

Run regression tests (riscv-arch-test)

Artifacts

Produced during runtime

Name	Size
verilog-full-core	540 KB