mtvec vectored mode #3091
main.yml
on: pull_request
Synthesize full core
33s
Build regression tests (riscv-tests)
37s
Build regression tests (riscv-arch-test)
43s
Run unit tests
6m 46s
Check code formatting and typing
16s
Run regression tests (riscv-tests)
6m 35s
Run regression tests (riscv-arch-test)
15m 51s
Annotations
1 error
Check code formatting and typing
Process completed with exit code 1.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
verilog-full-core
|
544 KB |
|