Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update default serial baud rate #1416

Merged
merged 1 commit into from
Jul 23, 2019
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/MBN_QUAIL/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@ In _halconf.g_ (in both nanoBooter and nanoCLR folders), when compared with a de
- HAL_USE_SERIAL to TRUE
- HAL_USE_SERIAL_USB to TRUE
- HAL_USE_USB to TRUE
- SERIAL_DEFAULT_BITRATE to 115200
- SERIAL_DEFAULT_BITRATE to 921600

In _mcuconf.h_ (in both nanoBooter and nanoCLR folders), when compared with a default file:
- STM32_SERIAL_USE_USART2 to TRUE
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/MBN_QUAIL/nanoBooter/halconf.h
Original file line number Diff line number Diff line change
Expand Up @@ -378,7 +378,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/MBN_QUAIL/nanoCLR/halconf.h
Original file line number Diff line number Diff line change
Expand Up @@ -390,7 +390,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/MBN_QUAIL/target_common.c
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0, //ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -378,7 +378,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/NETDUINO3_WIFI/nanoCLR/halconf.h
Original file line number Diff line number Diff line change
Expand Up @@ -390,7 +390,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/NETDUINO3_WIFI/target_common.c
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0, //ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/ST_NUCLEO64_F091RC/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ For a successful build the following changes are required:

In _halconf.g_ (in both nanoBooter and nanoCLR folders), when compared with a default file:
- HAL_USE_SERIAL to TRUE
- SERIAL_DEFAULT_BITRATE to 115200
- SERIAL_DEFAULT_BITRATE to 921600
- SERIAL_BUFFERS_SIZE has to be at least 64 (2x the Wire Protocol packet size) otherwise the transmission will be garbled as the packets overrun each other

In _mcuconf.h_ (in both nanoBooter and nanoCLR folders), when compared with a default file:
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -378,7 +378,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -389,7 +389,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0, //ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/ST_STM32F429I_DISCOVERY/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@ In _halconf.g_ (in both nanoBooter and nanoCLR folders), when compared with a de
- HAL_USE_SERIAL to TRUE
- HAL_USE_SERIAL_USB to TRUE
- HAL_USE_USB to TRUE
- SERIAL_DEFAULT_BITRATE to 115200
- SERIAL_DEFAULT_BITRATE to 921600

In _mcuconf.h_ (in both nanoBooter and nanoCLR folders), when compared with a default file:
- STM32_SERIAL_USE_USART2 to TRUE
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -385,7 +385,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -390,7 +390,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0, //ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
2 changes: 1 addition & 1 deletion targets/CMSIS-OS/ChibiOS/ST_STM32F769I_DISCOVERY/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@ For memory maps, uuid etc. the reference document used was: http://www.st.com/co

In _halconf.g_ (in both nanoBooter and nanoCLR folders), when compared with a default file available from (https://github.com/ChibiOS/ChibiOS/tree/master/demos/STM32/RT-STM32F769I-DISCOVERY):
- HAL_USE_SERIAL to TRUE
- SERIAL_DEFAULT_BITRATE to 115200
- SERIAL_DEFAULT_BITRATE to 921600

In _mcuconf.h_ (in both nanoBooter and nanoCLR folders), when compared with a default file available from (https://github.com/ChibiOS/ChibiOS/tree/master/demos/STM32/RT-STM32F769I-DISCOVERY):
- STM32_SERIAL_USE_USART1 to TRUE
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -384,7 +384,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -402,7 +402,7 @@
* default configuration.
*/
#if !defined(SERIAL_DEFAULT_BITRATE) || defined(__DOXYGEN__)
#define SERIAL_DEFAULT_BITRATE 115200
#define SERIAL_DEFAULT_BITRATE 921600
#endif

/**
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0,//ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,7 @@ bool WP_Initialise(COM_HANDLE port)
if ( WP_Port > UART_NUM_2 ) return false;

uart_config_t uart_config = {
.baud_rate = 115200, //baudrate
.baud_rate = 921600, //baudrate
.data_bits = UART_DATA_8_BITS, //data bit mode
.parity = UART_PARITY_DISABLE, //parity mode
.stop_bits = UART_STOP_BITS_1, //stop bit mode
Expand Down
2 changes: 1 addition & 1 deletion targets/FreeRTOS_ESP32/ESP32_WROOM_32/target_common.c
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0, //ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -272,7 +272,7 @@ static uint_least8_t sharpDisplayBuf[BOARD_DISPLAY_SHARP_SIZE * BOARD_DISPLAY_SH

const DisplayUart_HWAttrs displayUartHWAttrs = {
.uartIdx = 0,
.baudRate = 115200,
.baudRate = 921600,
.mutexTimeout = (unsigned int)(-1),
.strBuf = displayBuf,
.strBufLen = MAXPRINTLEN
Expand Down
2 changes: 1 addition & 1 deletion targets/TI-SimpleLink/TI_CC3220SF_LAUNCHXL/target_common.c
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =

1, //ConvertCOM_DebugHandle(1),
0,//ConvertCOM_DebugHandle(0),
115200,
921600,
0, // STDIO = COM2 or COM1

{ RAM1_MEMORY_StartAddress, RAM1_MEMORY_Size },
Expand Down
2 changes: 1 addition & 1 deletion targets/TI-SimpleLink/nanoCLR/targetPAL.c
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,7 @@ void ConfigUART()
uartParams.readDataMode = UART_DATA_BINARY;
uartParams.readReturnMode = UART_RETURN_FULL;
uartParams.readEcho = UART_ECHO_OFF;
uartParams.baudRate = 115200;
uartParams.baudRate = 921600;
uartParams.readTimeout = 500;

uart = UART_open(Board_UART0, &uartParams);
Expand Down
2 changes: 1 addition & 1 deletion targets/os/win32/nanoCLR/Various.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -59,7 +59,7 @@ HAL_SYSTEM_CONFIG HalSystemConfig =
DEBUGGER_PORT,

DEBUG_TEXT_PORT,
115200,
921600,
0, // STDIO = COM2 or COM1

{ 0, 0 }, // { SRAM1_MEMORY_Base, SRAM1_MEMORY_Size },
Expand Down