Skip to content
View nzzlinh's full-sized avatar
  • Ho Chi Minh City, Viet Nam
  • 05:17 (UTC -12:00)

Block or report nzzlinh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RV32-Single-Cycle RV32-Single-Cycle Public

    Simple implementation of 32bit RISC-V Architecture

    Verilog 1

  2. Otsu_Thresholding Otsu_Thresholding Public

    Python

  3. HDL-Vending-Machine HDL-Vending-Machine Public

    Bài LAB môn Cấu Trúc Máy Tính

    Verilog

  4. Image_Bit_Plane_Slicing Image_Bit_Plane_Slicing Public

    Python

  5. GoogleNet_Face_Recognition GoogleNet_Face_Recognition Public

    Python

  6. RISCV_Pipeline_Arch_Implementation RISCV_Pipeline_Arch_Implementation Public

    Verilog