Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

CV32E40Pv2 RISC-V ISA Formal verif reports addition and update of RTL Design tab in RTL Freeze checklist #681

Merged
merged 6 commits into from
Jun 21, 2024

Conversation

pascalgouedo
Copy link
Contributor

No description provided.

Pascal Gouedo added 6 commits June 21, 2024 10:48
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
…ULP_FPU_0cyclat results

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@pascalgouedo
Copy link
Contributor Author

pascalgouedo commented Jun 21, 2024

Merged as needed for other PR and documents (links).

@pascalgouedo pascalgouedo merged commit b4f16e1 into openhwgroup:master Jun 21, 2024
1 check passed
@pascalgouedo pascalgouedo deleted the dd_pgo branch June 21, 2024 09:01
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant