Read Verilog Workflow

Move to chipsalliance synlig main #479

Sign in to view logs

Triggered via pull request September 30, 2024 03:04

synchronize #122

Status Skipped

Total duration 2s

Artifacts –

gate_level_readers.yml

on: pull_request

Matrix: linux-gcc