Skip to content

Actions: os-fpga/Raptor_Tools

Actions

Read Verilog Workflow

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
gate_level_readers.yml
486 workflow runs
486 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge pull request #125 from os-fpga/import_fix Read Verilog Workflow #491: Commit 92da3b6 pushed by alaindargelas
October 3, 2024 15:09 3s main
main
October 3, 2024 15:09 3s
package import fix Read Verilog Workflow #490: Pull request #125 opened by alaindargelas
October 3, 2024 06:22 2s import_fix
import_fix
October 3, 2024 06:22 2s
package import fix Read Verilog Workflow #489: Commit aad3f0b pushed by alaindargelas
October 3, 2024 06:22 2s import_fix
import_fix
October 3, 2024 06:22 2s
Merge pull request #124 from os-fpga/fix_special_char_sdf Read Verilog Workflow #488: Commit 3438f10 pushed by alaindargelas
October 3, 2024 05:04 2s main
main
October 3, 2024 05:04 2s
double backslash fix Read Verilog Workflow #487: Pull request #124 opened by alaindargelas
October 3, 2024 05:04 2s fix_special_char_sdf
fix_special_char_sdf
October 3, 2024 05:04 2s
double backslash fix Read Verilog Workflow #486: Commit bcbc0d2 pushed by alaindargelas
October 3, 2024 05:03 3s fix_special_char_sdf
fix_special_char_sdf
October 3, 2024 05:03 3s
Merge pull request #123 from os-fpga/blocking_ram_infer_fix Read Verilog Workflow #485: Commit 00702e1 pushed by alaindargelas
October 1, 2024 16:42 2s main
main
October 1, 2024 16:42 2s
Blocking stmt ram infer Read Verilog Workflow #484: Pull request #123 opened by alaindargelas
October 1, 2024 16:42 2s blocking_ram_infer_fix
blocking_ram_infer_fix
October 1, 2024 16:42 2s
Blocking stmt ram infer Read Verilog Workflow #483: Commit 00ff02d pushed by alaindargelas
October 1, 2024 16:41 3s blocking_ram_infer_fix
blocking_ram_infer_fix
October 1, 2024 16:41 3s
Merge pull request #122 from os-fpga/test1_synlig Read Verilog Workflow #482: Commit 3005b6a pushed by alaindargelas
September 30, 2024 03:17 2s main
main
September 30, 2024 03:17 2s
Move to chipsalliance synlig main Read Verilog Workflow #481: Pull request #122 synchronize by alaindargelas
September 30, 2024 03:07 2s test1_synlig
test1_synlig
September 30, 2024 03:07 2s
New src path Read Verilog Workflow #480: Commit 58f0b81 pushed by alaindargelas
September 30, 2024 03:07 2s test1_synlig
test1_synlig
September 30, 2024 03:07 2s
Move to chipsalliance synlig main Read Verilog Workflow #479: Pull request #122 synchronize by alaindargelas
September 30, 2024 03:04 2s test1_synlig
test1_synlig
September 30, 2024 03:04 2s
new path Read Verilog Workflow #478: Commit 00af548 pushed by alaindargelas
September 30, 2024 03:04 2s test1_synlig
test1_synlig
September 30, 2024 03:04 2s
Move to chipsalliance synlig main Read Verilog Workflow #477: Pull request #122 opened by alaindargelas
September 29, 2024 18:53 2s test1_synlig
test1_synlig
September 29, 2024 18:53 2s
Remove submodule Read Verilog Workflow #476: Commit 1d58e94 pushed by alaindargelas
September 29, 2024 18:53 3s test1_synlig
test1_synlig
September 29, 2024 18:53 3s
Force synlig main Read Verilog Workflow #475: Pull request #121 opened by alaindargelas
September 29, 2024 18:48 3s force_synlig_main
force_synlig_main
September 29, 2024 18:48 3s
new path Read Verilog Workflow #474: Commit bedfa06 pushed by alaindargelas
September 29, 2024 18:48 2s force_synlig_main
force_synlig_main
September 29, 2024 18:48 2s
Synlig main Read Verilog Workflow #473: Pull request #120 synchronize by alaindargelas
September 29, 2024 18:42 2s synlig_main
synlig_main
September 29, 2024 18:42 2s
sync Read Verilog Workflow #472: Commit 641f4d1 pushed by alaindargelas
September 29, 2024 18:42 2s synlig_main
synlig_main
September 29, 2024 18:42 2s
Synlig main Read Verilog Workflow #471: Pull request #120 opened by alaindargelas
September 29, 2024 18:30 2s synlig_main
synlig_main
September 29, 2024 18:30 2s
Move to synlig master Read Verilog Workflow #470: Commit ad42d9b pushed by alaindargelas
September 29, 2024 18:30 3s synlig_main
synlig_main
September 29, 2024 18:30 3s
Latest synlig Read Verilog Workflow #469: Pull request #119 opened by alaindargelas
September 29, 2024 18:07 2s synlig_main_update
synlig_main_update
September 29, 2024 18:07 2s
Latest synlig Read Verilog Workflow #468: Commit 483fc08 pushed by alaindargelas
September 29, 2024 18:05 2s synlig_main_update
synlig_main_update
September 29, 2024 18:05 2s
Merge pull request #117 from os-fpga/safe_non_synth_stmt_removal Read Verilog Workflow #467: Commit 16dde52 pushed by alaindargelas
September 29, 2024 18:00 2s synlig_main_update
synlig_main_update
September 29, 2024 18:00 2s