Read Verilog Workflow

Merge pull request #122 from os-fpga/test1_synlig #482

Sign in to view logs

Triggered via push September 30, 2024 03:17

Status Skipped

Total duration 2s

Artifacts –

gate_level_readers.yml

on: push

Matrix: linux-gcc