-
Notifications
You must be signed in to change notification settings - Fork 135
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
* Add support for the RISC-V Vector ISA - RISC-V V 1.0 with (latest) intrinsics >=0.12. - Enable bit manip extensions on RISC-V. - Add RVVM*NOFMA configurations for determinism/bit-reproducibility across all architectures. * Not supported yet - DFT, QUAD, and GNUABI. - Only upcoming versions of gcc (14+) have support for latest intrinsics. Will be supported when available in release version of gcc. * CI Updates - Add riscv64 CI on GitHub Actions. - Add gcc (11 - #483) and llvm (17) builds on all architectures. - Disable a few failing test variants, tracked in #484 and #485. - Use same compiler versions across all builds. - Add sysroot for dependencies. - Nit: Reorder build-cross targets to group gcc/llvm per-arch together. --------- Co-authored-by: GlassOfWhiskey <iacopo.c92@gmail.com> Co-authored-by: Eric Love <eric.love@sifive.com>
- Loading branch information
1 parent
69cfa71
commit cea4434
Showing
32 changed files
with
1,690 additions
and
56 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Oops, something went wrong.