Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

HW issues #30

Closed
8 tasks done
gkasprow opened this issue Aug 4, 2022 · 4 comments
Closed
8 tasks done

HW issues #30

gkasprow opened this issue Aug 4, 2022 · 4 comments
Milestone

Comments

@gkasprow
Copy link
Member

gkasprow commented Aug 4, 2022

  • Missing fiducials on PSU board
  • Add 12V / GND testpoints on PSU board
  • PGFB must be 3.2V ;
  • R11=10k or 11k
  • R2=33k
  • R6=22k ?
  • R15=47k?
  • R7=100R
@gkasprow
Copy link
Member Author

gkasprow commented Aug 4, 2022

  • check PGFB on AFE board and correct resistors

@tprzywoz
Copy link
Collaborator

tprzywoz commented Nov 7, 2022

  • OSC1 should be connected to the same voltage level as VADJ
  • OSC1 default variant is LVDS type - LVPECL resistors should be toggled to not fitted. It may fix Invalid input circuit for Si53340 #33 - MCX clock input was tested and works well.
  • OSC1 and IC3 - Si53340 with VDD=1.8V is not capable to receive LVPECL signal (according to DS). VDD should be connected to 2.5 V or R12 R13 (LVPECL resistors) should be removed.
  • no variant for FMC_REF_CLK: R54 R55 or R56 R57 should be toggled to not fitted.

@kaolpr kaolpr added this to the v1.1 milestone Mar 20, 2023
@kaolpr
Copy link
Member

kaolpr commented Mar 20, 2023

In current revision (v1.1rc1) there is an assembly variant to connect OSC1 either by VADJ_BUF or P1V8A. Following note on the top sheet, the only supported VADJ is 1.8V. If this is our design assumption, which AFAIK is a completely valid assumption when designing FMC module, what for is that assembly variant included?

@kaolpr
Copy link
Member

kaolpr commented Mar 21, 2023

OSC1 and IC3 - Si53340 with VDD=1.8V is not capable to receive LVPECL signal (according to DS). VDD should be connected to 2.5 V or R12 R13 (LVPECL resistors) should be removed.

It is marked as done, but R12 and R13 are marked DNP only in variant. If we assume that VADJ is always 1.8V then those can be removed instead of DNP.

@maciejprzybysz maciejprzybysz modified the milestones: v1.1, v1.2 Jan 22, 2024
maciejprzybysz added a commit that referenced this issue Mar 14, 2024
Issues fixed:

- [x]  TEMP_ALARM does not turn off N3V0A PS #41
- [x]  [FMC_DAC_PSU] Wrong PN in R130 #37
- [x]  FMC VIO_B_M2C not connected #32
- [x]  HW issues #30 (remove R12/R13)
- [x]  Schematics details #27
- [ ]  AFE AUX PSU connection crossed #35 -> (AUX PSU will be changed accordingly)
- [x]  mechanical issues #31
- [x]  Shuttler analog bandwidth  #36 -> 33pF caps -> ~12MHz BW.

Other fixes:

- [x] Shuttler FMC stackup adjusted
- [x] Added missed templates
- [x] P_version project parameter added
- [x] Shuttler AFE stackup table added
- [x] Shuttler AFE - FTG added
- [x] Shuttler AFE - keepout for NPTH added
maciejprzybysz added a commit that referenced this issue Apr 3, 2024
Issues fixed:

- [x]  TEMP_ALARM does not turn off N3V0A PS #41
- [x]  [FMC_DAC_PSU] Wrong PN in R130 #37
- [x]  FMC VIO_B_M2C not connected #32
- [x]  HW issues #30 (remove R12/R13)
- [x]  Schematics details #27
- [ ]  AFE AUX PSU connection crossed #35 -> (AUX PSU will be changed accordingly)
- [x]  mechanical issues #31
- [x]  Shuttler analog bandwidth  #36 -> 33pF caps -> ~12MHz BW.

Other fixes:

- [x] Shuttler FMC stackup adjusted
- [x] Added missed templates
- [x] P_version project parameter added
- [x] Shuttler AFE stackup table added
- [x] Shuttler AFE - FTG added
- [x] Shuttler AFE - keepout for NPTH added
- [x] R12 marked as DNP
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants