Skip to content

Conversation

@maass-hamburg
Copy link
Member

@maass-hamburg maass-hamburg commented Oct 28, 2025

  • combine all riscv virto boards into one board and soc, use cpucluster for different base (rv32i, rv32e, rv64i)
  • use dt props for riscv extension to set them for qemu

@maass-hamburg maass-hamburg force-pushed the use_riscv,isa-extentions_extend branch 5 times, most recently from e97e15c to 2df6e04 Compare October 29, 2025 16:06
add dt_node_array_prop_has_val function and
extend dt_nodelabel_array_prop_has_val to be
used with string-arrays.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
implement and use riscv,isa-extensions
dt prop, like in linux
https://www.kernel.org/doc/Documentation/devicetree/bindings/riscv/extensions.yaml
to set the riscv extentions.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
make riscv,isa dt prop no longer required,
as it is is not really used by anyrhing in zephyr
and we now have a alternative (riscv,isa-base
and riscv,isa-extensions).

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
use riscv,isa-extensions dt prop for
litex vexriscv soc.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
use riscv,isa-extensions dt prop for
qemu riscv boards.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
1. it reguires that there are floating point registers,
so the extention f is required. (zfinx uses the int regs instead)
2. RV32E doesn't supports hardware floating-point calling convention.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
seperate fpu mabi and march part, also use
the extention for the march part to make it
easier to add Zfinx and Zdinx later.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
use string(APPEND instead of
string(CONCAT where possible.
Makes it shorter.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
combine riscv boards and use the
dt props to configure qemu with the
right riscv isa and extensions

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
use dt to set SOC of the qemu riscv board.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
combine board into one and use
cpu cluster for rv32, rv32e and rv64
variants

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
@maass-hamburg maass-hamburg force-pushed the use_riscv,isa-extentions_extend branch from 2df6e04 to a44fd54 Compare October 29, 2025 17:01
@sonarqubecloud
Copy link

@maass-hamburg
Copy link
Member Author

@fkokosinski what do you think about this?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant