Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[RISC-V ECLIC] Fix t0 restore when exiting interrupt #277

Merged

Conversation

KarlK90
Copy link
Contributor

@KarlK90 KarlK90 commented Apr 25, 2021

An oversight when arranging the code according to the nucleisys docs, t0 was overriden with the value of msubm and never actually restored. To fix the issue we restore the csrs after the general purpose registers. The offical docs want it the other way around but this should be fine as well, as the interrupts are still globally disabled at this point.

An oversight when arrangeing the code according to the nucleisys docs,
t0 was overriden with the value of msubm and never actually restored. To
fix the issue we restore the csrs after the general purpose registers.
The offical docs want it the other way around but this should be fine as
well, as the interrupts are still globaly disabled at this point.
@fpoussin fpoussin merged commit 9c2bfa6 into ChibiOS:chibios-20.3.x Apr 26, 2021
@fpoussin
Copy link
Member

Thank you

@KarlK90 KarlK90 deleted the risc-v-eclic-t0-restore-fix branch February 23, 2023 07:54
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants