Replies: 2 comments
-
I'm not sure how Yosys handles the |
Beta Was this translation helpful? Give feedback.
-
I am sorry for the disturbance. This is now closed for me as I can now pass the VHDL 2008 option. This version allows null length arrays. By this way, I can pass a generic/configure/signal that contains the test items list. It is implemented such as "test_instanc : for ind in test_array'range generate ... end generate test_instanc". Then, in production mode, the array is empty and the content of the generate is (I HOPE) discarded. |
Beta Was this translation helpful? Give feedback.
-
Hi all,
Is it safe to have some info code for debug in the (VHDL) code?
I define an input signal debug_in and an output signal debug_out. I implement a process containing something like;
wait until debug_in = '1';
report "blabla" severity note;
debug_out <= '1';
The debugs are connected in chain for all the instantiated modules.
Perhaps this discussion shouldn't be here but on the GHDL project. Correct me if I am wrong, Yosys search to fit the design, using the modules described in the selected plug-in (for instance ice40) and generates a net-list. For instance, if a RAM is detected, it uses the one in the plug-in if available. If I write the TTL or 74HC circuits plug-in, it is going to build with gates (and NEXTPNR builds the list for the extravagant PCB)
Regards
Beta Was this translation helpful? Give feedback.
All reactions