Skip to content

Pull requests: YosysHQ/yosys

New pull request New
129 Open 2,897 Closed
129 Open 2,897 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

verilog: support newline and hex escapes in string literals
#5192 opened Jun 21, 2025 by garytwong Loading…
3
json: add -wide mode with word-level net indices
#5191 opened Jun 21, 2025 by widlarizer • Draft
4 tasks
dfflibmap: propagate negated next_state to output correctly
#5190 opened Jun 20, 2025 by widlarizer Loading…
2 tasks done
1
Makefile: fix hardcoded -soname for libyosys.so
#5188 opened Jun 19, 2025 by Jiahui17 Loading…
logger: add -expect types prefix-log, prefix-warning, prefix-error enhancement error handling Error handling and reporting
#5183 opened Jun 16, 2025 by widlarizer Loading…
kernel: treat zero width constant as zero
#5182 opened Jun 16, 2025 by georgerennie Loading…
1
15
Add ASAN to CI
#5180 opened Jun 14, 2025 by KrystalDelusion Loading…
2
Add chformal -assert2cover option
#5179 opened Jun 13, 2025 by KrystalDelusion Loading…
verificsva: Support the followed-by operator in cover mode
#5178 opened Jun 13, 2025 by jix Loading…
rename: add -unescape
#5177 opened Jun 13, 2025 by widlarizer Loading…
2
Make attrmap able to alter memory attributes as well
#5162 opened Jun 4, 2025 by mmicko Loading…
1
Docs: Add bugpoint guide
#5139 opened May 22, 2025 by KrystalDelusion Loading…
2
ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
#5135 opened May 21, 2025 by widlarizer • Draft
2 of 9 tasks
Maintain port ordering for functional backend
#5133 opened May 21, 2025 by KrystalDelusion Loading…
[WIP] Add association-list-based helper functions into Rosette backend
#5128 opened May 17, 2025 by gussmith23 • Draft
2 tasks
7
smt backend option --dump-vlogtb produces Verilator error
#5122 opened May 14, 2025 by trayres • Draft
Add state_dependent_path_declaration so that ifnone can be parsed
#5121 opened May 14, 2025 by FlinkbaumFAU Loading…
3
Update verilog_frontend.cc
#5102 opened May 7, 2025 by KrystalDelusion Loading…
rename: add -move-to-cell option in -wire mode
#5100 opened May 7, 2025 by jix Loading…
3
autoname: Check for potential overflow
#5081 opened May 1, 2025 by KrystalDelusion Loading…
1
Updates to bugpoint
#5068 opened Apr 28, 2025 by KrystalDelusion Loading…
5 of 6 tasks
1
check: promote some problems to errors by default, add -permissive
#5058 opened Apr 23, 2025 by widlarizer • Draft
3
more detailed Stat command
#5054 opened Apr 23, 2025 by suisseWalter • Draft
4
techlibs/lattice: add missing clock muxes to ECP5 block ram blackboxes
#5045 opened Apr 21, 2025 by danderson Loading…
1
2
Updating test_cell
#5024 opened Apr 15, 2025 by KrystalDelusion Loading…
7 tasks done
5
ProTip! Updated in the last three days: updated:>2025-06-21.