Skip to content

Pull requests: YosysHQ/yosys

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Add Optimization Barriers
#4763 opened Nov 20, 2024 by georgerennie Draft
write_verilog: Lower $bwmux in expr mode
#4752 opened Nov 15, 2024 by povik Loading…
cxxrtl: strip $paramod from module name in scope info
#4745 opened Nov 14, 2024 by whitequark Loading…
Add splitfanout pass
#4741 opened Nov 14, 2024 by akashlevy Loading…
2 of 9 tasks
Add muldiv_c and muxadd peepopts
#4740 opened Nov 13, 2024 by akashlevy Loading…
4 of 11 tasks
Support abc9_box on ordinary modules in abc_new
#4737 opened Nov 13, 2024 by povik Loading…
synth_quicklogic: add -noflatten option
#4735 opened Nov 13, 2024 by nakengelhardt Loading…
Fix setting bits of parameters in setundef pass
#4733 opened Nov 12, 2024 by kamilrakoczy Loading…
Integrate guidelines folder into documentation
#4731 opened Nov 12, 2024 by KrystalDelusion Draft
6 of 9 tasks
Improvements for downstream-distro maintainability.
#4730 opened Nov 12, 2024 by KrystalDelusion Loading…
3 tasks done
verific: fix blackbox regression and add test case
#4724 opened Nov 8, 2024 by mmicko Loading…
kernel/drivertools.h: avoid maybe-uninitialized compile warnings merge-after-jf Merge: PR will be merged after the next Dev JF unless concerns are raised
#4721 opened Nov 8, 2024 by ldoolitt Loading…
write_btor: support $buf
#4711 opened Nov 6, 2024 by georgerennie Loading…
Adjust keep_hierarchy behavior
#4706 opened Nov 5, 2024 by povik Loading…
extract_fa: Fix xor3/xnor3 inversion bug
#4691 opened Oct 30, 2024 by hovind Loading…
Start Tcl design inspection methods
#4678 opened Oct 21, 2024 by povik Loading…
Prepend Verilog globals to module AST
#4656 opened Oct 11, 2024 by jmi2k Loading…
ProTip! Follow long discussions with comments:>50.