Skip to content

Pull requests: YosysHQ/yosys

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

verific: fix blackbox regression and add test case
#4724 opened Nov 8, 2024 by mmicko Loading…
rtlil: Adjust internal check for $mem_v2 cells
#4723 opened Nov 8, 2024 by povik Loading…
add select option for write_json
#4719 opened Nov 7, 2024 by AdamLee7 Loading…
proc_dff: fix early return bug
#4714 opened Nov 6, 2024 by georgerennie Loading…
write_btor: support $buf
#4711 opened Nov 6, 2024 by georgerennie Loading…
Adjust keep_hierarchy behavior
#4706 opened Nov 5, 2024 by povik Loading…
Emphasise that read_verilog doesn't lint
#4705 opened Nov 5, 2024 by KrystalDelusion Loading…
pyosys: support ObjRange
#4703 opened Nov 4, 2024 by georgerennie Loading…
pyosys generator: ignore attributes
#4701 opened Nov 4, 2024 by georgerennie Loading…
pyosys: catch boost::python::error_already_set
#4699 opened Nov 4, 2024 by georgerennie Loading…
dfflibmap: enable inference
#4698 opened Nov 3, 2024 by Ravenslofty Loading…
extract_fa: Fix xor3/xnor3 inversion bug
#4691 opened Oct 30, 2024 by hovind Loading…
read_liberty extensions
#4682 opened Oct 23, 2024 by povik Draft
Start Tcl design inspection methods
#4678 opened Oct 21, 2024 by povik Loading…
Prepend Verilog globals to module AST
#4656 opened Oct 11, 2024 by jmi2k Loading…
Allow whitespace in tee command paths
#4619 opened Sep 29, 2024 by malmeloo Loading…
ProTip! Mix and match filters to narrow down what you’re looking for.