Skip to content

Issues: YosysHQ/yosys

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

INIT of LUT1 must be 2 bit ? pending-verification This issue is pending verification and/or reproduction
#4826 opened Dec 23, 2024 by lehaifeng000
Built yosys.wasm is too large pending-verification This issue is pending verification and/or reproduction
#4822 opened Dec 18, 2024 by LSTM-Kirigaya
Deviation Between Yosys RTLIL EBNF Docs and RTLIL Lex/Yacc Frontend pending-verification This issue is pending verification and/or reproduction
#4811 opened Dec 10, 2024 by ThePerfectComputer
Synthesis with -nowidelut gives drastically better results pending-verification This issue is pending verification and/or reproduction
#4798 opened Dec 5, 2024 by t-wallet
Preservation of signedness flag on attribute values inconsistent pending-verification This issue is pending verification and/or reproduction
#4793 opened Dec 2, 2024 by povik
read_verilog gives multiple drivers to variables initialized both in declaration and initial pending-verification This issue is pending verification and/or reproduction
#4792 opened Dec 2, 2024 by widlarizer
read_verilog: array of instances parsing assertion failure pending-verification This issue is pending verification and/or reproduction
#4785 opened Nov 29, 2024 by Muxianesty
Verilog: Mixing integer and real values causes error pending-verification This issue is pending verification and/or reproduction
#4780 opened Nov 28, 2024 by flafflar
Docs issues for offline pdf builds pending-verification This issue is pending verification and/or reproduction
#4777 opened Nov 28, 2024 by KrystalDelusion
Error: Abc_CommandAbc9If(): Mapping of GIA has failed. pending-verification This issue is pending verification and/or reproduction
#4766 opened Nov 24, 2024 by spth
Rename techmap feature-request
#4759 opened Nov 19, 2024 by widlarizer
Usable gtest feature-request
#4758 opened Nov 19, 2024 by widlarizer
Internal Yosys nodes not removed pending-verification This issue is pending verification and/or reproduction
#4738 opened Nov 13, 2024 by ashkanr65
Module parameters are not affected by setundef pass pending-verification This issue is pending verification and/or reproduction
#4732 opened Nov 12, 2024 by kamilrakoczy
muxcover generates x states pending-verification This issue is pending verification and/or reproduction
#4722 opened Nov 8, 2024 by miradarya
Yosys does not accept module port lists with .port_identifier pending-verification This issue is pending verification and/or reproduction
#4708 opened Nov 5, 2024 by ldoolitt
Yosys seems to be inconsistent with the original design. pending-verification This issue is pending verification and/or reproduction
#4695 opened Oct 31, 2024 by smlz123
ProTip! Type g i on any issue or pull request to go back to the issue listing page.