Skip to content

Issues: YosysHQ/yosys

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

452 Open 1,306 Closed
452 Open 1,306 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

yosys docs vs. downstream distro-package maintainability pending-verification This issue is pending verification and/or reproduction
#4725 opened Nov 9, 2024 by gsomlo
muxcover generates x states pending-verification This issue is pending verification and/or reproduction
#4722 opened Nov 8, 2024 by miradarya
Reduce compiler warnings when building yosys feature-request
#4713 opened Nov 6, 2024 by ldoolitt
1
handling of register arrays broken after bdb5d45591d7501825349bedcb2952d0b80a1112 pending-verification This issue is pending verification and/or reproduction
#4712 opened Nov 6, 2024 by gadfort
1
4
Yosys does not accept module port lists with .port_identifier pending-verification This issue is pending verification and/or reproduction
#4708 opened Nov 5, 2024 by ldoolitt
1
Yosys seems to be inconsistent with the original design. pending-verification This issue is pending verification and/or reproduction
#4695 opened Oct 31, 2024 by smlz123
3
segfault in proc_dlatch when latch is driven by conflicting drivers bug
#4692 opened Oct 30, 2024 by gadfort
Segfault in XAIGER bug
#4689 opened Oct 29, 2024 by Periodic1911
Yosys crash: Signal `\A' with invalid width range -1 in cells_map.v" pending-verification This issue is pending verification and/or reproduction
#4687 opened Oct 28, 2024 by 1353369570
1
yosys-filterlib misformats string values pending-verification This issue is pending verification and/or reproduction
#4681 opened Oct 23, 2024 by povik
@widlarizer
'synth_intel' command,synthesis result is wrong pending-verification This issue is pending verification and/or reproduction
#4673 opened Oct 17, 2024 by CL-liao
1
Assert flow.wire_comb_defs[it].size() == 1 in write_cxxrtl bug cxxrtl
#4664 opened Oct 14, 2024 by rroohhh
2
Add simulation model for Xilinx BRAM feature-request
#4663 opened Oct 13, 2024 by sifferman
Verilog globals appended to modules instead of prepended pending-verification This issue is pending verification and/or reproduction
#4653 opened Oct 10, 2024 by jmi2k
1
4
dfflibmap: support flops with enable feature-request
#4652 opened Oct 10, 2024 by Ravenslofty
@Ravenslofty
1
FSM pass equivalence bug pending-verification This issue is pending verification and/or reproduction
#4651 opened Oct 10, 2024 by joonho3020
3
sta command hangs on some designs pending-verification This issue is pending verification and/or reproduction
#4648 opened Oct 9, 2024 by lukbau
write_btor: Part selects of undriven signals are lowered as separate inputs pending-verification This issue is pending verification and/or reproduction
#4640 opened Oct 8, 2024 by georgerennie
1
Co-simulation fails for $fa cell pending-verification This issue is pending verification and/or reproduction
#4638 opened Oct 7, 2024 by RCoeurjoly
7
tee -q -o <bad-path> fails silently pending-verification This issue is pending verification and/or reproduction
#4636 opened Oct 7, 2024 by povik
log_deprecated feature-request
#4623 opened Oct 1, 2024 by widlarizer
abc segfaults in certain usecase ABC bug
#4622 opened Oct 1, 2024 by MrHighVoltage
2
Synthesis fails on MacOS but succeeds on Linux (possibly ABC error) pending-verification This issue is pending verification and/or reproduction
#4618 opened Sep 29, 2024 by agrif
2
Efficient handling of patterns emitted by sv2v feature-request
#4615 opened Sep 26, 2024 by povik
7
Yosys Synthesis Fails with std::out_of_range Error in OPT_DEMORGAN Pass pending-verification This issue is pending verification and/or reproduction
#4610 opened Sep 24, 2024 by PerryLogic
1
5
ProTip! Adding no:label will show everything without a label.