Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

sta command hangs on some designs #4648

Open
lukbau opened this issue Oct 9, 2024 · 0 comments
Open

sta command hangs on some designs #4648

lukbau opened this issue Oct 9, 2024 · 0 comments
Labels
pending-verification This issue is pending verification and/or reproduction

Comments

@lukbau
Copy link

lukbau commented Oct 9, 2024

Version

Yosys 0.45+240 (git sha1 b4fd8e7, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

On which OS did this happen?

Linux

Reproduction Steps

run with hanging

  1. open yosys with yosys -m ghdl
  2. load the design ghdl faulty.vhd -e faulty
  3. run synthesis e.g synth_ecp5
  4. run sta sta

run without hanging

  1. comment out the line 44 and comment in line 45
  2. do the steps as described above

Here is the file that was used for testing. After download rename it to faulty.vhd
faulty.vhd

When waiting for a longer period of time yosys starts printing the latest arrival time, followed by the same repeating messages indefinitely. (starting at line 1242)
faulty.log

Expected Behavior

The sta command should run for any synthesized design without going into an infinite loop.

Actual Behavior

the sta command hangs when using it on a finite state machine where the state transition is dependent on a signal of another process. If the signals that controls the transition is coming form outside of the module the sta command runs without any issue.

@lukbau lukbau added the pending-verification This issue is pending verification and/or reproduction label Oct 9, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
pending-verification This issue is pending verification and/or reproduction
Projects
None yet
Development

No branches or pull requests

1 participant