Skip to content
This repository has been archived by the owner on Apr 13, 2019. It is now read-only.

Issues: riscvarchive/riscv-qemu

29 Open 68 Closed
29 Open 68 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

PMP fail on boundary addresses because of size=0
#185 opened Jan 23, 2019 by dayeol
The address matching based on PMP entry priority is ignored
#184 opened Jan 23, 2019 by dayeol
qemu-system-riscv32 doesn't run BBL/Linux
#181 opened Nov 19, 2018 by mickflemm
Truncated register 16 in remote 'g' packet
#180 opened Nov 13, 2018 by lbmeng
12
single float arith instructions don't produce NaN boxed output.
#174 opened Oct 18, 2018 by jim-wilson
3
FreeRTOS singlestep issue
#173 opened Oct 11, 2018 by arunthomas
si does not stop to next instruction if current instruction is csrr/csrw in remote debug
#170 opened Sep 27, 2018 by lbmeng
2
Add option to dump register state on simulation exit
#161 opened Sep 14, 2018 by michaeljclark
qemu-user crash when mincore called with invalid pointer
#158 opened Aug 3, 2018 by michaeljclark
@michaeljclark
Read/write of CSR registers via GDB doesn't work qemu-for-testing Fixed in the qemu-for-testing branch
#156 opened Jul 25, 2018 by sebhub
1
Hello-world user space not working in qemu and current gnu toolchain ?
#148 opened Jun 28, 2018 by anon63github
1
0x00000000 decodes to mv s0, sp qemu-for-upstream Fixed in the qemu-for-upstream branch
#147 opened Jun 13, 2018 by palmer-dabbelt
2
User mode can access address which has a page table entry with U=0.
#146 opened May 22, 2018 by LuChengTHU
2
Add RVE register bounds checks to Base ISA ('I'/'E') in translate.c
#144 opened May 17, 2018 by michaeljclark
Populate mtval with instruction bytes on illegal instruction traps
#141 opened May 8, 2018 by michaeljclark
RV64 mstatus/status: SXL and UXL are not correctly implemented
#139 opened Apr 30, 2018 by vsiles
2
qemu-system-riscv32 store doesn't modify the memory during a sw ra, 12(sp)
#137 opened Apr 27, 2018 by vsiles
18
linux-user riscv32 stat structure doesn't match glibc/musl qemu-for-upstream Fixed in the qemu-for-upstream branch
#135 opened Apr 20, 2018 by michaeljclark
9
WFI doesn't return when a IPI is issued qemu-for-upstream Fixed in the qemu-for-upstream branch
#132 opened Apr 13, 2018 by atishp04
9
How to skip reset_vec execution before user program?
#131 opened Apr 12, 2018 by sergeysmolov
2
riscv linux-user should align stack to 16-byte boundary
#129 opened Apr 8, 2018 by michaeljclark
1
Don't generate exceptions for CSR access in gdbstub.c qemu-for-upstream Fixed in the qemu-for-upstream branch
#127 opened Apr 4, 2018 by michaeljclark
Generate illegal instruction traps for s* CSR accesses if misa.S is not set qemu-for-upstream Fixed in the qemu-for-upstream branch
#126 opened Apr 4, 2018 by michaeljclark
Priv 1.10 should use *tval instead of *badaddr qemu-for-upstream Fixed in the qemu-for-upstream branch
#125 opened Apr 1, 2018 by msuozzo
2
Mask mie/mip fields depending on whether S mode is enabled (misa.S)
#114 opened Mar 5, 2018 by michaeljclark
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.