Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

rtlil: Adjust internal check for $mem_v2 cells #4723

Merged
merged 1 commit into from
Nov 18, 2024

Conversation

povik
Copy link
Member

@povik povik commented Nov 8, 2024

There's a mismatch between what kernel/mem.cc emits for memories with no read ports and what the internal RTLIL check expects.

The point of dispute it whether some of the parameters relating to read ports have a zero-width value in this case. The mem.cc code says no, the internal checker says yes.

Surveying the other $mem_v2 parameters, and internal cell parameters in general, I am inclined to side with the mem.cc code.

This breaks RTLIL compatibility but for an obscure edge case.

There's a mismatch between what `kernel/mem.cc` emits for memories
with no read ports and what the internal RTLIL check expects.

The point of dispute it whether some of the parameters relating to read
ports have a zero-width value in this case. The `mem.cc` code says no,
the internal checker says yes.

Surveying the other `$mem_v2` parameters, and internal cell parameters
in general, I am inclined to side with the `mem.cc` code.

This breaks RTLIL compatibility but for an obscure edge case.
@povik povik merged commit 270846a into YosysHQ:main Nov 18, 2024
26 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant